Home > Products > DRAM > DDR3 SDRAM > DDR3 SDRAM Technical Notes

DDR3 SDRAM Technical Notes

print this page
DRAM Components

DDR3 SDRAM General Tech Notes

Technical Notes

File Title and Description sort ID Number sort Last Update sort Software Downloads
pdf DDR3 Power-Up, Initialization, and Reset - Describes power-up, initialization, and the RESET# pin in DDR3 TN-41-07 Nov 2008
pdf High speed DRAM controller design - Identifies and discusses five key areas of DRAM controller design TN-45-54 Apr 2008
pdf Calculating Memory System Power For DDR3 - Details how DDR3 SDRAM consumes power and provides the tools that system designers can use to estimate power consumption. TN-41-01 Aug 2007


DDR3 SDRAM Design Guide Tech Notes

Technical Notes

File Title and Description sort ID Number sort Last Update sort Software Downloads
pdf DDR3 ZQ Calibration - Describes how the DDR3 SDRAM driver design has been enhanced TN-41-02 Feb 2008
pdf DDR3 Termination Data Strobe - Provides guidelines for using the TDQS feature to reduce signal integrity issues associated with mismatched DQS loading in in combined x4-based/x8-based systems TN-41-06 Mar 2008
pdf DDR3 Dynamic On-Die Termination - With DDR3, dynamic ODT provides systems with increased flexibility to optimize termination values for different loading conditions. TN-41-04 Mar 2008