DRAM
DDR3 SDRAM
DDR2 SDRAM
DDR SDRAM
SDRAM
RLDRAM® Memory
Mobile LPDRAM
PSRAM
CellularRAM®
MCPs
MCPs for Beagle Board
MCPs for TI OMAP
DRAM Modules
FBDIMM
RDIMM
VLP RDIMM
UDIMM
SODIMM
SOCDIMM
SORDIMM
VLP SORDIMM
Mini-RDIMM
VLP Mini-RDIMM
CMOS Sensors
NAND Flash
e-MMC™
High-Speed NAND
Serial NAND
Enterprise NAND
RealSSD™
Solid State Drive
Embedded USB
Part Catalog
Automotive
Computing
Server
Networking
Mobile
Commercial & Industrial
Consumer Electronics
Doing Business with Micron
Customer Service Notes
Product Numbering Guides
Module Handling Guides
Supplier Information
Product Selection
Motherboard Tested Memory
PISMO2 Boards
RoHS Check
Part Information
DDR Toolbox
Design Analysis Kits
FBGA Decoder
System Power Calculator
SPD Lookup
Technical Notes
Obsolete Parts
Micron
Company Information
Investors
Careers
Locations
View Cart
products
Applications
Innovations
Purchase
Quality
Design Support
italy
japan
Login
Sign up for Access
Home
>
Products
>
DRAM
>
Mobile LPDRAM
>
Mobile LPDRAM Technical Notes
Mobile LPDRAM Technical Notes
print this page
Mobile LPDRAM General Tech Notes
File
Title and Description
ID Number
Last Update
Software Downloads
Mobile LPSDR Power Saving Features
Mobile LPSDR Power Saving Features
TN-48-10
2002-06-01T00:00:00-06:00
Jun 2002
Mobile LPDDR Versus Standard DDR SDRAM
Mobile LPDDR Versus Standard DDR SDRAM
- An overview of the functional and mechanical differences between low-power and standard DDR and a description of exclusive features of LPDDR.
TN-46-15
2007-01-01T00:00:00-07:00
Jan 2007
Mobile LPDRAM Unterminated Point-to-Point System Design: Layout and Routing Tips
Mobile LPDRAM Unterminated Point-to-Point System Design: Layout and Routing Tips
- Provides guidance for the development of multilayer board designs.
TN-46-19
2008-11-01T00:00:00-06:00
Nov 2008
Power saving features of Mobile LPDRAM
Power saving features of Mobile LPDRAM
- Addresses the power-saving features and power calculations of low-power Mobile LPDRAM memory
TN-46-12
2005-10-01T00:00:00-06:00
Oct 2005
Mobile LPDRAM Design Guide Tech Notes
File
Title and Description
ID Number
Last Update
Software Downloads
SDRAM WRITE to ACTIVE Command Timing
SDRAM WRITE to ACTIVE Command Timing
TN-48-05
2000-11-01T00:00:00-06:00
Nov 2000
Interface Design Guide for STMicroelectronics Cartesio Microprocessor
Interface Design Guide for STMicroelectronics Cartesio Microprocessor
- Guidelines for interconnecting the STA2062 dynamic bus controller to two Micron 512Mb Mobile LPDDR devices.
TN-46-18
2008-08-01T00:00:00-06:00
Aug 2008
Mobile LPDRAM Migration Tech Notes
File
Title and Description
ID Number
Last Update
Software Downloads
512Mb Mobile LPDDR: 95nm to 78nm Product Transition Guide
512Mb Mobile LPDDR: 95nm to 78nm Product Transition Guide
- Discusses transition from 95nm to 78nm product technology
TN-46-16
2007-09-01T00:00:00-06:00
Sep 2007
Mobile LPDRAM
Mobile LPSDR Part Catalog
Mobile LPDDR Part Catalog
Mobile LPDDR for Beagle Boards
Mobile LPDDR for TI OMAP Processors
Mobile LPDRAM Technical Notes